 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Order this document by MC12040/D Phase-Frequency Detector The MC12040 is a phase-frequency detector intended for use in systems requiring zero phase and frequency difference at lock. In combination with a voltage controlled oscillator (such as the MC1648, MC12147, MC12148 or MC12149), it is useful in a broad range of phase-locked loop applications. * Operating Frequency = 80 MHz Typical Pin Conversion Table 14 PIN DIP 20 PIN PLCC 1 2 2 3 3 4 4 6 5 8 6 9 7 10 8 12 9 13 10 14 11 16 12 18 13 19 14 20 MC12040 PHASE-FREQUENCY DETECTOR SEMICONDUCTOR TECHNICAL DATA Inputs R 0 0 1 0 1 0 1 1 1 1 1 1 1 0 1 V 0 1 1 1 1 1 1 0 1 0 1 0 1 1 1 U X X X X 1 1 1 1 0 0 0 0 0 0 0 Outputs D X X X X 0 0 0 0 0 0 1 1 1 1 0 U X X X X 0 0 0 0 1 1 1 1 1 1 1 D X X X X 1 1 1 1 1 1 0 0 0 0 1 14 1 P SUFFIX PLASTIC PACKAGE CASE 646 19 3 4 8 FN SUFFIX PLASTIC PACKAGE CASE 775 (PLCC) Not Recommended for New Designs LOGIC DIAGRAM R6 RQ S 4 U (fR>fV) 3 U (fR>fV) PIN CONNECTIONS Compensation NC Voltage Feedback NC Current Sense NC RT/CT 1 2 3 4 5 6 7 14 13 12 11 10 9 8 S RQ V9 12 D (fV>fR) 11 D (fV>fR) Vref NC VCC VC Output Gnd Power Ground (Top View) VCC1 = Pin 1 VCC2 = Pin 14 VEE = Pin 7 ORDERING INFORMATION TRUTH TABLE This is not strictly a functional truth table; i.e., it does not cover all possible modes of operation. However, it gives a sufficient number of tests to ensure that the device will function properly in all modes of operation. Device MC12040P Operating Temperature Range TA = 0 to +75C Package Plastic (c) Motorola, Inc. 1997 Rev 3 MC12040 ELECTRICAL CHARACTERISTICS The MC12040 has been designed to meet the dc specifications shown in the test table after thermal equilibrium has been established. Outputs are terminated through a 50 ohm resistor to +3.0 V for +5.0 V tests and through a 50 ohm resistor to -2.0 V for -5.2 V tests. NOTE: For more information on using an ECL device in a +5V system, refer to Motorola Application Note AN1406/D, "Designing with PECL (ECL at +5.0V)" @ Test Temperature 0C 25C Supply Voltage = -5.2V MC12040 Pin Pi Under Test 7 6 9 3 4 11 12 3 4 11 12 3 4 11 12 3 4 11 12 TEST VOLTAGE APPLIED TO PINS BELOW 0C Min Max Min -120 25C Max -60 350 350 Min 75C Max Unit mAdc Adc Vdc -1.000 -0.840 -0.960 -0.810 -0.900 -0.720 7 1,14 6 9 VIHmax VILmin VIHAmin VILAmax VEE 7 7 7 (VCC) Gnd 1,14 1,14 1,14 75C VIHmax -0.840 -0.810 -0.720 6 R U U D 4 3 11 12 9 V D TEST VOLTAGE VALUES (Volts) VILmin -1.870 -1.850 -1.830 VIHAmin -1.145 -1.105 -1.045 VILAmax -1.490 -1.475 -1.450 VEE -5.2 -5.2 -5.2 Symbol IE IINH VOH1 Characteristics Power Supply Drain Input Current Logic "1" Output Voltage VOL1 Logic "0" Output Voltage Vdc -1.870 -1.635 -1.850 -1.620 -1.830 -1.595 7 1,14 VOHA2 Logic "1" Input Voltage Vdc -1.020 -0.980 -0.920 6.9 7 1,14 VOLA2 Logic "0" Input Voltage Vdc -1.615 -1.600 -1.575 9 6 9 6 6 9 6 9 7 1,14 TEST VOLTAGE VALUES (Volts) @ Test Temperature 0C 25C Supply Voltage = +5.0V MC12040 Pin Pi Under Test 7 6 9 3 4 11 12 3 4 11 12 3 4 11 12 3 4 11 12 TEST VOLTAGE APPLIED TO PINS BELOW 0C Min Max Min -115 25C Max -60 350 350 Min 75C Max Unit mAdc Adc Vdc 4.000 4.160 4.040 4.190 4.100 4.280 1,14 7 6 9 VIHmax VILmin VIHAmin VILAmax VEE 1,14 1,14 1,14 (VCC) Gnd 7 7 7 75C VIHmax +4.160 +4.190 +4.280 VILmin +3.130 +3.150 +3.170 VIHAmin +3.855 +3.895 +3.955 VILAmax +3.510 +3.525 +3.550 VEE +5.0 +5.0 +5.0 Symbol IE IINH VOH1 Characteristics Power Supply Drain Input Current Logic "1" Output Voltage VOL1 Logic "0" Output Voltage Vdc 3.190 3.430 3.210 3.440 3.230 3.470 1,14 7 VOHA2 Logic "1" Input Voltage Vdc 3.980 4.020 4.080 6.9 1,14 7 VOLA2 Logic "0" Input Voltage Vdc 3.450 3.460 3.490 9 6 9 6 6 9 6 9 1,14 7 2 MOTOROLA RF/IF DEVICE DATA MC12040 Figure 1. AC Tests VCC = +2.0V To Scope Channel A 5.0F 1 Pulse Gen 1 Pulse Gen 2 D 9 V D 12 6 R 14 4 U 3 U 11 To Scope Channel B PRF = 5.0MHz Duty Cycle = 50% t+ = t- = 1.5ns 0.2ns 0.1F 7 t- Pulse Gen 1 50% 90% 10% 20ns Pulse Gen 2 t+- Output Waveform A t++ Output Waveform B 50% t++ 50% t+- 50% t- 90% 10% t- 80% 20% t+ 80% 20% t- t+ t+ +1.1V +0.3V t+ +1.1V +0.3V NOTES: 1 All input and output cables to the scope are equal lengths of 50 coaxial cable. 2 Unused input and outputs are connected to a 50 resistor to ground. 3 The device under test must be preconditioned before performing the ac tests. Preconditioning may be accomplished by applying pulse generator 1 for a minimum of two pulses prior to pulse generator 2. The device must be preconditioned again when inputs to pins 6 and 9 are interchanged. The same technique applies. 0.1F VEE = -3.2 or -3.0V MC12040 0C Pin Pi Under Test 6,4 6,12 6,3 6,11 9,11 9,3 9,12 9,4 3 4 11 14 3 4 11 14 Output Waveform B A A B B A A B A B B A A B B A 25C 85C TEST VOLTAGES/WAVEFORMS APPLIED TO PINS LISTED VEE -3.0 or -3.2V 7 Symbol t6+4+ t6+12+ t6+3- t6+11- t9+11+ t9+3+ t9+12- t9+4- t3+ t4+ t11+ t14+ t3- t4- t11- t14- Characteristic Propagation Delay Max 4.6 6.0 4.5 6.4 4.6 6.0 4.5 6.4 3.4 Max 4.6 6.0 4.5 6.4 4.6 6.0 4.5 6.4 3.4 Max 5.0 6.6 4.9 7.0 5.0 6.6 4.9 7.0 3.8 Unit ns Pulse Gen 1 6 9 6 9 9 6 9 6 6 6 9 9 6 6 9 9 Pulse Gen 2 9 6 9 6 6 9 6 9 9 9 6 6 9 9 6 6 VCC +2.0V 1,14 Output Rise Time ns 7 1,14 Output Fall Time 3.4 3.4 3.8 ns 7 1,14 MOTOROLA RF/IF DEVICE DATA 3 MC12040 APPLICATIONS INFORMATION The MC12040 is a logic network designed for use as a phase comparator for MECL-compatible input signals. It determines the "lead" or "lag" phase relationship and the time difference between the leading edges of the waveforms. Since these edges occur only once per cycle, the detector has a range of 2 radians. Operation of the device may be illustrated by assuming two waveforms, R and V (Figure 2), of the same frequency but differing in phase. If the logic had established by past history that R was leading V, the U output of the detector (pin 4) would produce a positive pulse width equal to the phase difference and the D output (pin 11 ) would simply remain low. On the other hand, it is also possible that V was leading R (Figure 2), giving rise to a positive pulse on the D output and a constant low level on the U output pin. Both outputs for the sample condition are valid since the determination of lead or lag is dependent on past edge crossing and initial conditions at start-up. A stable phase-locked loop will result from either condition. Phase error information is contained in the output duty cycle-that is, the ratio of the output pulse width to total period. By integrating or low-pass filtering the outputs of the detector and shifting the level to accommodate ECL swings, usable analog information for the voltage controlled oscillator can be developed. A circuit useful for this function is shown in Figure 3. Figure 2. Timing Diagram Proper level shifting is accomplished by differentially driving the operational amplifier from the normally high outputs of the phase detector (U and D). Using this technique the quiescent differential voltage to the operational amplifier is zero (assuming matched "1" levels from the phase detector). The U and D outputs are then used to pass along phase information to the operational amplifier. Phase error summing is accomplished through resistors R1 connected to the inputs of the operational amplifier. Some R-C filtering imbedded within the input network (NO TAG) may be very beneficial since the very narrow correctional pulses of the MC12040 would not normally be integrated by the amplifier. Phase detector gain for this configuration is approximately 0.16 volts/radian. System phase error stems from input offset voltage in the operational amplifier, mismatching of nominally equal resistors, and mismatching of phase detector "high" states between the outputs used for threshold setting and phase measuring. All these effects are reflected in the gain constant. For example, a 16mV offset voltage in the amplifier would cause an error of 0.016/ 0.16 = 0.1 radian or 5.7 degrees of error. Phase error can be trimmed to zero initially by trimming either input offset or one of the threshold resistors (R1 in Figure 3). Phase error over temperature depends on how much the offending parameters drift. Figure 3. Typical Filter and Summing Network R2 C +10 to +30V - 510 12 D 510 R2 CC C R1 2 CC R1 2 MC1741 + To VCO R 3 U V MC12040 Lead R Leads V (D Output="0") V Leads R (D Output="0") R1 2 R1 2 Lag 4 MOTOROLA RF/IF DEVICE DATA MC12040 OUTLINE DIMENSIONS P SUFFIX PLASTIC PACKAGE CASE 646-06 ISSUE M NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL. 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH. 5. ROUNDED CORNERS OPTIONAL. INCHES MIN MAX 0.715 0.770 0.240 0.260 0.145 0.185 0.015 0.021 0.040 0.070 0.100 BSC 0.052 0.095 0.008 0.015 0.115 0.135 0.290 0.310 --- 10_ 0.015 0.039 MILLIMETERS MIN MAX 18.16 18.80 6.10 6.60 3.69 4.69 0.38 0.53 1.02 1.78 2.54 BSC 1.32 2.41 0.20 0.38 2.92 3.43 7.37 7.87 --- 10_ 0.38 1.01 14 8 B 1 7 A F N -T- SEATING PLANE L C K H G D 14 PL 0.13 (0.005) M J M DIM A B C D F G H J K L M N Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. Mfax is a trademark of Motorola, Inc. How to reach us: USA / EUROPE / Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447 Customer Focus Center: 1-800-521-6274 MfaxTM: RMFAX0@email.sps.mot.com - TOUCHTONE 1-602-244-6609 ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, Motorola Fax Back System - US & Canada ONLY 1-800-774-1848 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298 - http://sps.motorola.com/mfax/ HOME PAGE: http://motorola.com/sps/ JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shagawa-ku, Tokyo, Japan. 03-5487-8488 MOTOROLA RF/IF DEVICE DATA MC12040/D 5 |
Price & Availability of MC12040FN
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |